

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date
1 September 2005 (01.09.2005)

PCT

(10) International Publication Number
WO 2005/081405 A1

(51) International Patent Classification⁷: H03K 19/173 (74) Agent: KIMURA, Mitsuru; 2nd Floor, Kyohan Building, 7, Kandanishiki-cho 2-chome, Chiyoda-ku, Tokyo 101-0054 (JP).

(21) International Application Number: PCT/JP2005/003226 (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KR, KZ, L, C, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(22) International Filing Date: 21 February 2005 (21.02.2005) (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SI, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(25) Filing Language: English (72) Inventor; and


(26) Publication Language: English (75) Inventor/Applicant (for US only): KIKUCHI, Syuichi [JP/JP]; c/o Tokyo Electron Device Limited, OX, Basyonotsuji Building, 3-16, Ichiban-cho 3-chome, Aoba-Ku, Sendai-Shi, Miyagi 980-0811 (JP).

(30) Priority Data: 2004-042701 19 February 2004 (19.02.2004) JP

Published:
— with international search report

[Continued on next page]

(54) Title: PROGRAMMABLE LOGIC CIRCUIT CONTROL APPARATUS, PROGRAMMABLE LOGIC CIRCUIT CONTROL METHOD AND PROGRAM



(57) Abstract: Disclosed is a programmable logic circuit control apparatus capable of managing data with various bit widths and data lengths, generated by various processes to be executed by a programmable logic circuit, with a simple structure. A module address memory section (4) stores data indicating addresses of modules or conditions for branching processes and jump distances page by page. A write address and a read address of an internal data memory (2) are also stored in a page where the address of a module is stored. A circuit control section (5) reads data of each page from the module address memory section (4), and, according to the read data, reads a module, reconfigures a programmable logic circuit and reads data of a next page, or performs jump. When the programmable logic circuit is to be reconfigured, the circuit control section (5) performs an operation of supplying a write address and a read address to the internal data memory (2).

WO 2005/081405 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.